List of ARM processors explained

This is a list of central processing units based on the ARM family of instruction sets designed by ARM Ltd. and third parties, sorted by version of the ARM instruction set, release and name. In 2005, ARM provided a summary of the numerous vendors who implement ARM cores in their design.[1] Keil also provides a somewhat newer summary of vendors of ARM based processors.[2] ARM further provides a chart[3] displaying an overview of the ARM processor lineup with performance and functionality versus capabilities for the more recent ARM core families.

Processors

Designed by ARM

Product familyARM architectureProcessorFeatureCache (I / D), MMUTypical MIPS @ MHzReference
ARM1ARMv1ARM1First implementationNone
ARM2ARMv2ARM2ARMv2 added the MUL (multiply) instructionNone0.33 DMIPS/MHz
ARM2aSARMv2aARM250Integrated MEMC (MMU), graphics and I/O processor. ARMv2a added the SWP and SWPB (swap) instructionsNone, MEMC1a
ARM3First integrated memory cache4 KB unified0.50 DMIPS/MHz
ARM6ARMv3ARM60ARMv3 first to support 32-bit memory address space (previously 26-bit).
ARMv3M first added long multiply instructions (32x32=64).		None10 MIPS @ 12 MHz
ARM600As ARM60, cache and coprocessor bus (for FPA10 floating-point unit)4 KB unified28 MIPS @ 33 MHz
ARM610As ARM60, cache, no coprocessor bus4 KB unified17 MIPS @ 20 MHz
0.65 DMIPS/MHz		[4]
ARM7ARMv3ARM700coprocessor bus (for FPA11 floating-point unit)8 KB unified40 MHz
ARM710As ARM700, no coprocessor bus8 KB unified40 MHz[5]
ARM710aAs ARM710, also used as core of ARM71008 KB unified40 MHz
0.68 DMIPS/MHz
ARM7TARMv4TARM7TDMI(-S)3-stage pipeline, Thumb, ARMv4 first to drop legacy ARM 26-bit addressingNone15 MIPS @ 16.8 MHz
63 DMIPS @ 70 MHz
ARM710TAs ARM7TDMI, cache8 KB unified, MMU36 MIPS @ 40 MHz
ARM720TAs ARM7TDMI, cache8 KB unified, MMU with FCSE (Fast Context Switch Extension)60 MIPS @ 59.8 MHz
ARM740TAs ARM7TDMI, cacheMPU
ARM7EJARMv5TEJARM7EJ-S5-stage pipeline, Thumb, Jazelle DBX, enhanced DSP instructionsNone
ARM8ARMv4ARM8105-stage pipeline, static branch prediction, double-bandwidth memory8 KB unified, MMU84 MIPS @ 72 MHz
1.16 DMIPS/MHz		[6] [7]
ARM9TARMv4TARM9TDMI5-stage pipeline, ThumbNone
ARM920TAs ARM9TDMI, cache16 KB / 16 KB, MMU with FCSE (Fast Context Switch Extension)200 MIPS @ 180 MHz[8]
ARM922TAs ARM9TDMI, caches8 KB / 8 KB, MMU
ARM940TAs ARM9TDMI, caches4 KB / 4 KB, MPU
ARM9EARMv5TEARM946E-SThumb, enhanced DSP instructions, cachesVariable, tightly coupled memories, MPU
ARM966E-SThumb, enhanced DSP instructionsNo cache, TCMs
ARM968E-SAs ARM966E-SNo cache, TCMs
ARMv5TEJARM926EJ-SThumb, Jazelle DBX, enhanced DSP instructionsVariable, TCMs, MMU220 MIPS @ 200 MHz
ARMv5TEARM996HSClockless processor, as ARM966E-SNo caches, TCMs, MPU
ARM10EARMv5TEARM1020E6-stage pipeline, Thumb, enhanced DSP instructions, (VFP)32 KB / 32 KB, MMU
ARM1022EAs ARM1020E16 KB / 16 KB, MMU
ARMv5TEJARM1026EJ-SThumb, Jazelle DBX, enhanced DSP instructions, (VFP)Variable, MMU or MPU
ARM11ARMv6ARM1136J(F)-S8-stage pipeline, SIMD, Thumb, Jazelle DBX, (VFP), enhanced DSP instructions, unaligned memory accessVariable, MMU740 @ 532–665 MHz (i.MX31 SoC), 400–528 MHz[9]
ARMv6T2ARM1156T2(F)-S9-stage pipeline, SIMD, Thumb-2, (VFP), enhanced DSP instructionsVariable, MPU[10]
ARMv6ZARM1176JZ(F)-SAs ARM1136EJ(F)-SVariable, MMU + TrustZone965 DMIPS @ 772 MHz, up to 2,600 DMIPS with four processors[11]
ARMv6KARM11MPCoreAs ARM1136EJ(F)-S, 1–4 core SMPVariable, MMU
SecurCoreARMv6-MSC000As Cortex-M00.9 DMIPS/MHz
ARMv4TSC100As ARM7TDMI
ARMv7-MSC300As Cortex-M31.25 DMIPS/MHz
Cortex-MARMv6-MCortex-M0Microcontroller profile, most Thumb + some Thumb-2,[12] hardware multiply instruction (optional small), optional system timer, optional bit-banding memoryOptional cache, no TCM, no MPU0.84 DMIPS/MHz[13]
Cortex-M0+Microcontroller profile, most Thumb + some Thumb-2, hardware multiply instruction (optional small), optional system timer, optional bit-banding memoryOptional cache, no TCM, optional MPU with 8 regions0.93 DMIPS/MHz[14]
Cortex-M1Microcontroller profile, most Thumb + some Thumb-2, hardware multiply instruction (optional small), OS option adds SVC / banked stack pointer, optional system timer, no bit-banding memoryOptional cache, 0–1024 KB I-TCM, 0–1024 KB D-TCM, no MPU136 DMIPS @ 170 MHz,[15] (0.8 DMIPS/MHz FPGA-dependent)[16] [17]
ARMv7-MCortex-M3Microcontroller profile, Thumb / Thumb-2, hardware multiply and divide instructions, optional bit-banding memoryOptional cache, no TCM, optional MPU with 8 regions1.25 DMIPS/MHz[18]
ARMv7E-MCortex-M4Microcontroller profile, Thumb / Thumb-2 / DSP / optional VFPv4-SP single-precision FPU, hardware multiply and divide instructions, optional bit-banding memoryOptional cache, no TCM, optional MPU with 8 regions1.25 DMIPS/MHz (1.27 w/FPU)[19]
Cortex-M7Microcontroller profile, Thumb / Thumb-2 / DSP / optional VFPv5 single and double precision FPU, hardware multiply and divide instructions0−64 KB I-cache, 0−64 KB D-cache, 0–16 MB I-TCM, 0–16 MB D-TCM (all these w/optional ECC), optional MPU with 8 or 16 regions2.14 DMIPS/MHz[20]
ARMv8-M BaselineCortex-M23Microcontroller profile, Thumb-1 (most), Thumb-2 (some), Divide, TrustZoneOptional cache, no TCM, optional MPU with 16 regions1.03 DMIPS/MHz[21]
ARMv8-M MainlineCortex-M33Microcontroller profile, Thumb-1, Thumb-2, Saturated, DSP, Divide, FPU (SP), TrustZone, Co-processorOptional cache, no TCM, optional MPU with 16 regions1.50 DMIPS/MHz[22]
Cortex-M35PMicrocontroller profile, Thumb-1, Thumb-2, Saturated, DSP, Divide, FPU (SP), TrustZone, Co-processorBuilt-in cache (with option 2–16 KB), I-cache, no TCM, optional MPU with 16 regions1.50 DMIPS/MHz[23]
ARMv8.1-M MainlineCortex-M521.60 DMIPS/MHz[24]
Cortex-M551.69 DMIPS/MHz[25]
Cortex-M853.13 DMIPS/MHz[26]
Cortex-RARMv7-RCortex-R4Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3 FPU, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 8-stage pipeline dual-core running lockstep with fault logic0–64 KB / 0–64 KB, 0–2 of 0–8 MB TCM, opt. MPU with 8/12 regions1.67 DMIPS/MHz[27] [28]
Cortex-R5Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3 FPU and precision, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 8-stage pipeline dual-core running lock-step with fault logic / optional as 2 independent cores, low-latency peripheral port (LLPP), accelerator coherency port (ACP)[29] 0–64 KB / 0–64 KB, 0–2 of 0–8 MB TCM, opt. MPU with 12/16 regions1.67 DMIPS/MHz[30]
Cortex-R7Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3 FPU and precision, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 11-stage pipeline dual-core running lock-step with fault logic / out-of-order execution / dynamic register renaming / optional as 2 independent cores, low-latency peripheral port (LLPP), ACP0–64 KB / 0–64 KB, ? of 0–128 KB TCM, opt. MPU with 16 regions 2.50 DMIPS/MHz[31]
Cortex-R8TBD0–64 KB / 0–64 KB L1, 0–1 / 0–1 MB TCM, opt MPU with 24 regions2.50 DMIPS/MHz[32]
ARMv8-RCortex-R52TBD0–32 KB / 0–32 KB L1, 0–1 / 0–1 MB TCM, opt MPU with 24+24 regions2.09 DMIPS/MHz[33]
Cortex-R52+TBD0–32 KB / 0–32 KB L1, 0–1 / 0–1 MB TCM, opt MPU with 24+24 regions2.09 DMIPS/MHz[34]
Cortex-R82TBD16–128 KB /16–64 KB L1, 64K–1MB L2, 0.16–1 / 0.16–1 MB TCM,opt MPU with 32+32 regions3.41 DMIPS/MHz[35] [36]
Cortex-A
(32-bit)		ARMv7-ACortex-A5Application profile, ARM / Thumb / Thumb-2 / DSP / SIMD / Optional VFPv4-D16 FPU / Optional NEON / Jazelle RCT and DBX, 1–4 cores / optional MPCore, snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)4−64 KB / 4−64 KB L1, MMU + TrustZone1.57 DMIPS/MHz per core[37]
Cortex-A7Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / Jazelle RCT and DBX / Hardware virtualization, in-order execution, superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), architecture and feature set are identical to A15, 8–10 stage pipeline, low-power design[38] 8−64 KB / 8−64 KB L1, 0–1 MB L2, MMU + TrustZone1.9 DMIPS/MHz per core[39]
Cortex-A8Application profile, ARM / Thumb / Thumb-2 / VFPv3 FPU / NEON / Jazelle RCT and DAC, 13-stage superscalar pipeline16–32 KB / 16–32 KB L1, 0–1 MB L2 opt. ECC, MMU + TrustZoneUp to 2000 (2.0 DMIPS/MHz in speed from 600 MHz to greater than 1 GHz)[40]
Cortex-A9Application profile, ARM / Thumb / Thumb-2 / DSP / Optional VFPv3 FPU / Optional NEON / Jazelle RCT and DBX, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)16–64 KB / 16–64 KB L1, 0–8 MB L2 opt. parity, MMU + TrustZone2.5 DMIPS/MHz per core, 10,000 DMIPS @ 2 GHz on Performance Optimized TSMC 40G (dual-core) [41]
Cortex-A12Application profile, ARM / Thumb-2 / DSP / VFPv4 FPU / NEON / Hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)32−64 KB3.0 DMIPS/MHz per core[42]
Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / integer divide / fused MAC / Jazelle RCT / hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP, 15-24 stage pipeline32 KB w/parity / 32 KB w/ECC L1, 0–4 MB L2, L2 has ECC, MMU + TrustZoneAt least 3.5 DMIPS/MHz per core (up to 4.01 DMIPS/MHz depending on implementation)[43] [44]
Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / integer divide / fused MAC / Jazelle RCT / hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP32 KB L1, 256 KB–8 MB L2 w/optional ECC2.8 DMIPS/MHz[45]
ARMv8-ACortex-A32Application profile, AArch32, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, dual issue, in-order pipeline8–64 KB w/optional parity / 8−64 KB w/optional ECC L1 per core, 128 KB–1 MB L2 w/optional ECC shared [46]
Cortex-A
(64-bit)		ARMv8-ACortex-A34Application profile, AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–1 MB L2 shared, 40-bit physical addresses[47]
Cortex-A35Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–1 MB L2 shared, 40-bit physical addresses1.78 DMIPS/MHz[48]
Cortex-A53Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–2 MB L2 shared, 40-bit physical addresses2.3 DMIPS/MHz[49]
Cortex-A57Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width decode superscalar, deeply out-of-order pipeline48 KB w/DED parity / 32 KB w/ECC L1 per core; 512 KB–2 MB L2 shared w/ECC; 44-bit physical addresses4.1–4.8 DMIPS/MHz[50] [51] [52]
Cortex-A72Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width superscalar, deeply out-of-order pipeline48 KB w/DED parity / 32 KB w/ECC L1 per core; 512 KB–2 MB L2 shared w/ECC; 44-bit physical addresses6.3-7.3 DMIPS/MHz[53] [54]
Cortex-A73Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width superscalar, deeply out-of-order pipeline64 KB / 32−64 KB L1 per core, 256 KB–8 MB L2 shared w/ optional ECC, 44-bit physical addresses7.4-8.5 DMIPS/MHz[55]
ARMv8.2-ACortex-A55Application profile, AArch32 and AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline[56] 16−64 KB / 16−64 KB L1, 256 KB L2 per core, 4 MB L3 shared3 DMIPS/MHz[57]
Cortex-A65Application profile, AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-wide decode superscalar, 3-width issue, out-of-order pipeline, SMT[58]
Cortex-A65AEAs ARM Cortex-A65, adds dual core lockstep for safety applications64 / 64 KB L1, 256 KB L2 per core, 4 MB L3 shared[59]
Cortex-A75Application profile, AArch32 and AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width decode superscalar, deeply out-of-order pipeline[60] 64 / 64 KB L1, 512 KB L2 per core, 4 MB L3 shared8.2-9.5 DMIPS/MHz[61]
Cortex-A76Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 8-way issue, 13 stage pipeline, deeply out-of-order pipeline[62] 64 / 64 KB L1, 256−512 KB L2 per core, 512 KB−4 MB L3 shared10.7-12.4 DMIPS/MHz[63]
Cortex-A76AEAs ARM Cortex-A76, adds dual core lockstep for safety applications[64]
Cortex-A77Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 6-width instruction fetch, 12-way issue, 13 stage pipeline, deeply out-of-order pipeline1.5K L0 MOPs cache, 64 / 64 KB L1, 256−512 KB L2 per core, 512 KB−4 MB L3 shared13-16 DMIPS/MHz[65] [66]
Cortex-A78[67]
Cortex-A78AEAs ARM Cortex-A78, adds dual core lockstep for safety applications[68]
Cortex-A78C[69]
ARMv9-ACortex-A510
Cortex-A710[70]
Cortex-A715
ARMv9.2-ACortex-A520
Cortex-A720
Cortex-XARMv8.2-ACortex-X1Performance-tuned variant of Cortex-A78
ARMv9-ACortex-X2
Cortex-X3
ARMv9.2-ACortex-X4
NeoverseARMv8.2-ANeoverse N1Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 8-way dispatch/issue, 13 stage pipeline, deeply out-of-order pipeline64 / 64 KB L1, 512−1024 KB L2 per core, 2−128 MB L3 shared, 128 MB system level cache[71]
Neoverse E1Application profile, AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-wide decode superscalar, 3-width issue, 10 stage pipeline, out-of-order pipeline, SMT32−64 KB / 32−64 KB L1, 256 KB L2 per core, 4 MB L3 shared[72]
ARMv8.4-ANeoverse V1[73]
ARMv9-ANeoverse N2[74]
Neoverse V2[75]
ARMv9.2-ANeoverse N3[76]
Neoverse V3[77]
ARM familyARM architectureARM coreFeatureCache (I / D), MMUTypical MIPS @ MHzReference

Designed by third parties

These cores implement the ARM instruction set, and were developed independently by companies with an architectural license from ARM.

Product familyARM architectureProcessorFeatureCache (I / D), MMUTypical MIPS @ MHz
StrongARM
(Digital)		ARMv4SA-1105-stage pipeline16 KB / 16 KB, MMU100–233 MHz
1.0 DMIPS/MHz
SA-1100derivative of the SA-11016 KB / 8 KB, MMU
Faraday[78]
(Faraday Technology)		ARMv4 FA510 6-stage pipeline Up to 32 KB / 32 KB cache, MPU 1.26 DMIPS/MHz
100–200 MHz
FA526 Up to 32 KB / 32 KB cache, MMU 1.26 MIPS/MHz
166–300 MHz
FA626 8-stage pipeline 32 KB / 32 KB cache, MMU 1.35 DMIPS/MHz
500 MHz
ARMv5TE FA606TE 5-stage pipeline No cache, no MMU1.22 DMIPS/MHz
200 MHz
FA626TE 8-stage pipeline32 KB / 32 KB cache, MMU 1.43 MIPS/MHz
800 MHz
FMP626TE 8-stage pipeline, SMP 1.43 MIPS/MHz
500 MHz
FA726TE 13 stage pipeline, dual issue 2.4 DMIPS/MHz
1000 MHz
XScale
(Intel / Marvell)		ARMv5TEXScale7-stage pipeline, Thumb, enhanced DSP instructions32 KB / 32 KB, MMU133–400 MHz
BulverdeWireless MMX, wireless SpeedStep added32 KB / 32 KB, MMU312–624 MHz
Monahans[79] Wireless MMX2 added32 KB / 32 KB L1, optional L2 cache up to 512 KB, MMUUp to 1.25 GHz
Sheeva
(Marvell)		ARMv5 Feroceon 5–8 stage pipeline, single-issue 16 KB / 16 KB, MMU 600–2000 MHz
Jolteon 5–8 stage pipeline, dual-issue 32 KB / 32 KB, MMU
PJ1 (Mohawk) 5–8 stage pipeline, single-issue, Wireless MMX2 32 KB / 32 KB, MMU 1.46 DMIPS/MHz
1.06 GHz
ARMv6 / ARMv7-A PJ4 6–9 stage pipeline, dual-issue, Wireless MMX2, SMP 32 KB / 32 KB, MMU 2.41 DMIPS/MHz
1.6 GHz
Snapdragon
(Qualcomm)		ARMv7-AScorpion[80] 1 or 2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv3 FPU / NEON (128-bit wide)256 KB L2 per core2.1 DMIPS/MHz per core
1, 2, or 4 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4 FPU / NEON (128-bit wide)4 KB / 4 KB L0, 16 KB / 16 KB L1, 512 KB L2 per core3.3 DMIPS/MHz per core
ARMv8-AKryo[81] 4 cores. ? Up to 2.2 GHz (6.3 DMIPS/MHz)
A series
(Apple)		ARMv7-ASwift[82] 2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4 FPU / NEONL1: 32 KB / 32 KB, L2: 1 MB shared3.5 DMIPS/MHz per core
ARMv8-A Cyclone[83] 2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4 FPU / NEON / TrustZone / AArch64. Out-of-order, superscalar. L1: 64 KB / 64 KB, L2: 1 MB shared
SLC: 4 MB 		1.3 or 1.4 GHz
ARMv8-A Typhoon[84] L1: 64 KB / 64 KB, L2: 1 MB or 2 MB shared
SLC: 4 MB 		1.4 or 1.5 GHz
ARMv8-A Twister[85] L1: 64 KB / 64 KB, L2: 2 MB shared
SLC: 4 MB or 0 MB 		1.85 or 2.26 GHz
ARMv8-A Hurricane and Zephyr[86] Hurricane: 2 or 3 cores. AArch64, out-of-order, superscalar, 6-decode, 6-issue, 9-wide
Zephyr: 2 or 3 cores. AArch64, out-of-order, superscalar. 		L1: 64 KB / 64 KB, L2: 3 MB or 8 MB shared
L1: 32 KB / 32 KB. L2: none
SLC: 4 MB or 0 MB 		2.34 or 2.38 GHz
1.05 GHz
ARMv8.2-A Monsoon and Mistral[87] Monsoon: 2 cores. AArch64, out-of-order, superscalar, 7-decode, ?-issue, 11-wide
Mistral: 4 cores. AArch64, out-of-order, superscalar. Based on Swift. 		L1I: 128 KB, L1D: 64 KB, L2: 8 MB shared
L1: 32 KB / 32 KB, L2: 1 MB shared
SLC: 4 MB 		2.39 GHz
1.70 GHz
ARMv8.3-A Vortex and Tempest[88] Vortex: 2 or 4 cores. AArch64, out-of-order, superscalar, 7-decode, ?-issue, 11-wide
Tempest: 4 cores. AArch64, out-of-order, superscalar, 3-decode. Based on Swift. 		L1: 128 KB / 128 KB, L2: 8 MB shared
L1: 32 KB / 32 KB, L2: 2 MB shared
SLC: 8 MB 		2.49 GHz
1.59 GHz
ARMv8.4-A Lightning and Thunder[89] Lightning: 2 cores. AArch64, out-of-order, superscalar, 7-decode, ?-issue, 11-wide
Thunder: 4 cores. AArch64, out-of-order, superscalar.		L1: 128 KB / 128 KB, L2: 8 MB shared
L1: 32 KB / 48 KB, L2: 4 MB shared
SLC: 16 MB 		2.66 GHz
1.73 GHz
ARMv8.5-A Firestorm and Icestorm[90] Firestorm: 2 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide
Icestorm: 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 7-wide.		L1: 192 KB / 128 KB, L2: 8 MB shared
L1: 128 KB / 64 KB, L2: 4 MB shared
SLC: 16 MB 		3.0 GHz
1.82 GHz
ARMv8.6-A Avalanche: 2 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide
Blizzard: 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.		L1: 192 KB / 128 KB, L2: 12 MB shared
L1: 128 KB / 64 KB, L2: 4 MB shared
SLC: 32 MB 		2.93 or 3.23 GHz
2.02 GHz
ARMv8.6-A Everest: 2 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide
Sawtooth: 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.		L1: 192 KB / 128 KB, L2: 16 MB shared
L1: 128 KB / 64 KB, L2: 4 MB shared
SLC: 24 MB 		3.46 GHz
2.02 GHz
ARMv8.6-A Apple A17 Pro (P-cores): 2 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide
Apple A17 Pro (E-cores): 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.		L1: 192 KB / 128 KB, L2: 16 MB shared
L1: 128 KB / 64 KB, L2: 4 MB shared
SLC: 24 MB 		3.78 GHz
2.11 GHz
M series
(Apple)		ARMv8.5-A Firestorm: 4, 6, 8 or 16 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide
Icestorm: 2 or 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 7-wide.		L1: 192 KB / 128 KB, L2: 12, 24 or 48 MB shared
L1: 128 KB / 64 KB, L2: 4 or 8 MB shared
SLC: 8, 24, 48 or 96 MB 		3.2-3.23 GHz
2.06 GHz
ARMv8.6-A Avalanche: 4, 6, 8 or 16 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide
Blizzard: 4 or 8 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.		L1: 192 KB / 128 KB, L2: 16, 32 or 64 MB shared
L1: 128 KB / 64 KB, L2: 4 or 8 MB shared
SLC: 8, 24, 48 or 96 MB 		3.49 GHz
2.42 GHz
ARMv8.6-A Apple M3 (P-cores): 4, 5, 6, 10, 12 or 16 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide
Apple M3 (E-cores): 4 or 6 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.		L1: 192 KB / 128 KB, L2: 16, 32 or 64 MB shared
L1: 128 KB / 64 KB, L2: 4 or 8 MB shared
SLC: 8, 24, 48 or 96 MB 		4.05 GHz
2.75 GHz
ARMv9.2-A Apple M4 (P-cores): 3 or 4 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide
Apple M4 (E-cores): 6 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.		L1: 192 KB / 128 KB, L2: 16, 32 or 64 MB shared
L1: 128 KB / 64 KB, L2: 4 or 8 MB shared
SLC: 8, 24, 48 or 96 MB 		4.40 GHz
2.85 GHz
X-Gene
(Applied Micro)		ARMv8-A X-Gene 64-bit, quad issue, SMP, 64 cores[91] Cache, MMU, virtualization 3 GHz (4.2 DMIPS/MHz per core)
Denver
(Nvidia)		ARMv8-A Denver[92] [93] 2 cores. AArch64, 7-wide superscalar, in-order, dynamic code optimization, 128 MB optimization cache,
Denver1: 28 nm, Denver2:16 nm 		128 KB I-cache / 64 KB D-cache Up to 2.5 GHz
Carmel
(Nvidia)		ARMv8.2-A Carmel[94] [95] 2 cores. AArch64, 10-wide superscalar, in-order, dynamic code optimization, ? MB optimization cache,
functional safety, dual execution, parity & ECC 		? KB I-cache / ? KB D-cache Up to ? GHz
ThunderX
(Cavium)		ARMv8-A ThunderX 64-bit, with two models with 8–16 or 24–48 cores (×2 w/two chips) ? Up to 2.2 GHz
K12
(AMD)		ARMv8-A K12[96] ? ? ?
Exynos
(Samsung)		ARMv8-A M1 ("Mongoose")[97] 4 cores. AArch64, 4-wide, quad-issue, superscalar, out-of-order 64 KB I-cache / 32 KB D-cache, L2: 16-way shared 2 MB 5.1 DMIPS/MHz(2.6 GHz)
ARMv8-A M2 ("Mongoose") 4 cores. AArch64, 4-wide, quad-issue, superscalar, out-of-order 64 KB I-cache / 32 KB D-cache, L2: 16-way shared 2 MB 2.3 GHz
ARMv8-AM3 ("Meerkat")[98] 4 cores, AArch64, 6-decode, 6-issue, 6-wide. superscalar, out-of-order 64 KB I-cache / 64 KB D-cache, L2: 8-way private 512 KB, L3: 16-way shared 4 MB 2.7 GHz
ARMv8.2-AM4 ("Cheetah")[99] 2 cores, AArch64, 6-decode, 6-issue, 6-wide. superscalar, out-of-order64 KB I-cache / 64 KB D-cache, L2: 8-way private 1 MB, L3: 16-way shared 3 MB2.73 GHz
ARMv8.2-AM5 ("Lion")2 cores, AArch64, 6-decode, 6-issue, 6-wide. superscalar, out-of-order64 KB I-cache / 64 KB D-cache, L2: 8-way shared 2 MB, L3: 12-way shared 3 MB2.73 GHz

Timeline

The following table lists each core by the year it was announced.[100] [101]

YearClassic coresCortex coresNeoverse cores
ARM1-6 ARM8 ARM10 Application
(32-bit) 		Application
(64-bit) 		Application
(64-bit)
1985ARM1
1986ARM2
1989ARM3
1992ARM250
1993ARM60
ARM610 		ARM700
1994ARM710
ARM7DI
ARM7TDMI
1995ARM710a
1996ARM810
1997ARM710T
ARM720T
ARM740T
1998ARM9TDMI
ARM940T
1999ARM9E-S
ARM966E-S
2000ARM920T
ARM922T
ARM946E-S 		ARM1020T
2001ARM7TDMI-S
ARM7EJ-S 		ARM9EJ-S
ARM926EJ-S 		ARM1020E
ARM1022E
2002ARM1026EJ-S ARM1136J(F)-S
2003ARM968E-S ARM1156T2(F)-S
ARM1176JZ(F)-S
2004Cortex-M3
2005ARM11MPCore Cortex-A8
2006ARM996HS
2007Cortex-M1 Cortex-A9
2008
2009Cortex-M0 Cortex-A5
2010Cortex-M4(F) Cortex-A15
2011Cortex-R4
Cortex-R5
Cortex-R7 		Cortex-A7
2012Cortex-M0+ Cortex-A53
Cortex-A57
2013Cortex-A12
2014Cortex-M7(F) Cortex-A17
2015Cortex-A35
Cortex-A72
2016Cortex-M23
Cortex-M33(F) 		Cortex-R8
Cortex-R52 		Cortex-A32 Cortex-A73
2017Cortex-A55
Cortex-A75
2018Cortex-M35P(F) Cortex-A65AE
Cortex-A76
Cortex-A76AE
2019Cortex-A77 Neoverse E1
Neoverse N1
2020Cortex-M55(F) Cortex-R82 Cortex-A78
Cortex-X1[102] 		Neoverse V1[103]
2021Cortex-A510
Cortex-A710
Cortex-X2 		Neoverse N2
2022Cortex-M85(F) Cortex-R52+ Cortex-A715
Cortex-X3
2023Cortex-M52(F) Cortex-A520
Cortex-A720
Cortex-X4
2024Cortex-R82AE Cortex-A520AE
Cortex-A720AE
Cortex-A725
Cortex-X925 		Neoverse N3
Neoverse V3
Neoverse V3AE

See also

Notes and References

  1. Web site: ARM Powered Standard Products . 2005 . 23 December 2017 . https://web.archive.org/web/20171020195635/http://infocenter.arm.com/help/topic/com.arm.doc.faqs/attached/6745/0141_5linecard.pdf . 20 October 2017 . dead .
  2. Web site: ARM Ltd and ARM Germany GmbH . Device Database . Keil . 6 January 2011 . https://web.archive.org/web/20110110215343/http://www.keil.com/dd/parms/arm.htm . 10 January 2011 . live .
  3. Web site: Processors . ARM . 2011 . 6 January 2011 . https://web.archive.org/web/20110117025703/http://www.arm.com/products/processors/ . 17 January 2011 . live .
  4. Web site: ARM610 Datasheet . August 1993 . . January 29, 2019.
  5. Web site: ARM710 Datasheet . July 1994 . . January 29, 2019.
  6. Web site: ARM810 – Dancing to the Beat of a Different Drum . ARM Holdings . . 7 August 1996 . 14 November 2018 . https://web.archive.org/web/20181224080542/https://www.hotchips.org/wp-content/uploads/hc_archives/hc08/2_Mon/HC8.S4/HC8.4.1.pdf . 24 December 2018 . live .
  7. News: VLSI Technology Now Shipping ARM810 . . 26 August 1996 . 21 September 2013 . https://web.archive.org/web/20130926155924/http://www.eetimes.com/document.asp?doc_id=1208831 . 26 September 2013 . live .
  8. http://infocenter.arm.com/help/topic/com.arm.doc.ddi0151c/I47491.html Register 13, FCSE PID register
  9. Web site: ARM1136J(F)-S – ARM Processor . Arm.com . 18 April 2009 . https://web.archive.org/web/20090321200633/http://www.arm.com/products/CPUs/ARM1136JF-S.html . 21 March 2009.
  10. Web site: ARM1156 Processor. Arm Holdings. https://web.archive.org/web/20100213205149/https://www.arm.com/products/processors/classic/arm11/arm1156.php. 13 February 2010.
  11. Web site: ARM11 Processor Family . ARM . 12 December 2010 . https://web.archive.org/web/20110115045355/http://www.arm.com/products/processors/classic/arm11/ . 15 January 2011 . live .
  12. Web site: Cortex-M0/M0+/M1 Instruction set; ARM Holding.. https://archive.today/20130418234149/http://archive.electronicdesign.com/files/29/20719/fig_01.gif. 18 April 2013.
  13. Web site: Cortex-M0 . Arm Developer . 23 September 2020.
  14. Web site: Cortex-M0+. Arm Developer. 23 September 2020.
  15. ARM Extends Cortex Family with First Processor Optimized for FPGA . ARM Holdings . 19 March 2007 . 11 April 2007 . https://web.archive.org/web/20070505180243/http://www.arm.com/news/17017.html . 5 May 2007 . live .
  16. Web site: ARM Cortex-M1 . ARM product website . 11 April 2007 . https://web.archive.org/web/20070401051142/http://www.arm.com/products/CPUs/ARM_Cortex-M1.html . 1 April 2007 . live .
  17. Web site: Cortex-M1 . Arm Developer . 23 September 2020.
  18. Web site: Cortex-M3 . Arm Developer . 23 September 2020.
  19. Web site: Cortex-M4 . Arm Developer . 23 September 2020.
  20. Web site: Cortex-M7 . Arm Developer . 23 September 2020.
  21. Web site: Cortex-M23 . Arm Developer . 23 September 2020.
  22. Web site: Cortex-M33 . Arm Developer . 23 September 2020.
  23. Web site: Cortex-M35P . Arm Developer . 29 April 2019 . https://web.archive.org/web/20190508155414/https://developer.arm.com/ip-products/processors/cortex-m/cortex-m35p . 8 May 2019 . live .
  24. Web site: Cortex-M52 . Arm Developer . 23 November 2023.
  25. Web site: Cortex-M55 . Arm Developer . 28 September 2020.
  26. Web site: Cortex-M85 . Arm Developer . 7 July 2022.
  27. Web site: Cortex-R – Arm Developer. Arm Ltd.. ARM Developer. en. 2018-03-29. https://web.archive.org/web/20180330080449/https://developer.arm.com/products/processors/cortex-r. 30 March 2018. live.
  28. Web site: Cortex-R4 . Arm Developer . 23 September 2020.
  29. Web site: Cortex-R5 & Cortex-R7 Press Release; ARM Holdings; 31 January 2011. . 13 June 2011 . https://web.archive.org/web/20110707163818/http://arm.com/products/arm-expands-unmatched-real-time-cortex-processor-portfolio.php . 7 July 2011 . live .
  30. Web site: Cortex-R5 . Arm Developer . 23 September 2020.
  31. Web site: Cortex-R7 . Arm Developer . 23 September 2020.
  32. Web site: Cortex-R8 . Arm Developer . 23 September 2020.
  33. Web site: Cortex-R52. Arm Developer. 23 November 2023. https://web.archive.org/web/20231123232126/https://developer.arm.com/Processors/Cortex-R52. 23 November 2023. live.
  34. Web site: Cortex-R52. Arm Developer. 23 November 2023. https://web.archive.org/web/20231123231818/https://developer.arm.com/Processors/Cortex-R52%20Plus. 23 November 2023. live.
  35. Web site: Cortex-R82. 2020-09-30. Arm Developer. en.
  36. Web site: 2020. Arm Cortex-R comparison Table_v2. 2020-09-30. ARM Developer.
  37. Web site: Cortex-A5 . Arm Developer . 23 September 2020.
  38. News: Deep inside ARM's new Intel killer . The Register . 20 October 2011 . 10 August 2017 . https://web.archive.org/web/20170810205937/https://www.theregister.co.uk/2011/10/20/details_on_big_little_processing/ . 10 August 2017 . live .
  39. Web site: Cortex-A7 . Arm Developer . 23 September 2020.
  40. Web site: Cortex-A8 . Arm Developer . 23 September 2020.
  41. Web site: Cortex-A9 . Arm Developer . 23 September 2020.
  42. Web site: Cortex-A12 Summary; ARM Holdings. . 3 June 2013 . https://web.archive.org/web/20130607135127/http://www.arm.com/products/processors/cortex-a/cortex-a12-processor.php . 7 June 2013 . dead .
  43. Web site: Exclusive : ARM Cortex-A15 "40 Per Cent" Faster Than Cortex-A9 ITProPortal.com . 13 June 2011 . https://web.archive.org/web/20110721081000/http://www.itproportal.com/2011/03/14/exclusive-arm-cortex-a15-40-cent-faster-cortex-a9/ . 21 July 2011 . dead .
  44. Web site: Cortex-A15 . Arm Developer . 23 September 2020.
  45. Web site: Cortex-A17 . Arm Developer . 23 September 2020.
  46. Web site: Cortex-A32 . Arm Developer . 23 September 2020.
  47. Web site: Cortex-A34. Arm Developer. 11 October 2019.
  48. Web site: Cortex-A35 . Arm Developer . 23 September 2020.
  49. Web site: Cortex-A53 . Arm Developer . 23 September 2020.
  50. Web site: Cortex-Ax vs performance . 5 May 2017 . https://web.archive.org/web/20170615001530/http://www.bitkistl.com/2015/03/cortex-ax-vs-performnace.html . 15 June 2017 . live .
  51. Web site: Relative Performance of ARM Cortex-A 32-bit and 64-bit Cores . 9 April 2015 . 5 May 2017 . https://web.archive.org/web/20170501055942/http://www.cnx-software.com/2015/04/09/relative-performance-of-arm-cortex-a-32-bit-and-64-bit-cores/ . 1 May 2017 . live .
  52. Web site: Cortex-A57 . Arm Developer . 23 September 2020.
  53. Web site: Sima . Dezső . November 2018 . ARM's processor lines . 26 May 2022 . University of Óbuda, Neumann Faculty.
  54. Web site: Cortex-A72 . Arm Developer . 23 September 2020.
  55. Web site: Cortex-A73 . Arm Developer . 23 September 2020.
  56. Web site: Hardware.Info Nederland. nl.hardware.info. nl. 2017-11-27. https://web.archive.org/web/20181224080550/https://nl.hardware.info/reviews/7394/4/preview-arms-nieuwe-cpu--en-gpu-architecturen-cortex-a55-efficientie. 24 December 2018. live.
  57. Web site: Cortex-A55. Arm Developer. 23 September 2020.
  58. Web site: Cortex-A65. Arm Developer. 3 October 2020.
  59. Web site: Cortex-A65AE. Arm Developer. 11 October 2019.
  60. Web site: Hardware.Info Nederland. nl.hardware.info. nl. 2017-11-27. https://web.archive.org/web/20181224080458/https://nl.hardware.info/reviews/7394/5/preview-arms-nieuwe-cpu--en-gpu-architecturen-cortex-a75-high-performancen. 24 December 2018. live.
  61. Web site: Cortex-A75. Arm Developer. 23 September 2020.
  62. Web site: Arm's Cortex-A76 CPU Unveiled: Taking Aim at the Top for 7nm. AnandTech. 2018-11-15. https://web.archive.org/web/20181116000840/https://www.anandtech.com/show/12785/arm-cortex-a76-cpu-unveiled-7nm-powerhouse/2. 16 November 2018. live.
  63. Web site: Cortex-A76. Arm Developer. 23 September 2020.
  64. Web site: Cortex-A76AE. Arm Developer. 29 September 2020.
  65. According to ARM, the Cortex-A77 has a 20% IPC single-thread performance improvement over its predecessor in Geekbench 4, 23% in SPECint2006, 35% in SPECfp2006, 20% in SPECint2017, and 25% in SPECfp2017
  66. Web site: Cortex-A77. Arm Developer. 16 June 2019.
  67. Web site: Cortex-A78. Arm Developer. 29 September 2020.
  68. Web site: Cortex-A78AE. Arm Developer. 30 September 2020.
  69. Web site: Cortex-A78C. Arm Developer. 26 November 2020.
  70. Web site: First Armv9 Cortex CPUs for Consumer Compute. 2021-08-24. community.arm.com. en.
  71. Web site: Neoverse N1. Arm Developer. 16 June 2019.
  72. Web site: Neoverse E1. Arm Developer. 3 October 2020.
  73. Web site: Neoverse V1 . 2022-08-30 . developer.arm.com.
  74. Web site: Neoverse N2 . 2022-08-30 . developer.arm.com.
  75. Web site: Neoverse V2 . 2022-05-08 . developer.arm.com.
  76. Web site: Neoverse N3. 2024-05-08 . developer.arm.com.
  77. Web site: Neoverse V3 . 2022-05-08 . developer.arm.com.
  78. Web site: Processor Cores. Faraday Technology. 19 February 2015. https://web.archive.org/web/20150219233845/http://www.faraday-tech.com/html/Product/IPProduct/ProcessorCores/index.htm. 19 February 2015. dead.
  79. Web site: 3rd Generation Intel XScale Microarchitecture: Developer's Manual. download.intel.com. Intel. 2 December 2010. May 2007. https://web.archive.org/web/20080225120503/http://download.intel.com/design/intelxscale/31628302.pdf. 25 February 2008. live.
  80. Web site: Qualcomm's New Snapdragon S4: MSM8960 & Krait Architecture Explored . . 23 September 2020.
  81. Web site: Snapdragon 820 and Kryo CPU: heterogeneous computing and the role of custom compute . Qualcomm . 2015-09-02 . 2015-09-06 . https://web.archive.org/web/20150905203003/https://www.qualcomm.com/news/snapdragon/2015/09/02/snapdragon-820-and-kryo-cpu-heterogeneous-computing-and-role-custom . 5 September 2015 . live .
  82. Web site: The iPhone 5's A6 SoC: Not A15 or A9, a Custom Apple Core Instead. AnandTech. 15 September 2012. 15 September 2012. Anand. Lal Shimpi. https://web.archive.org/web/20120915203513/http://www.anandtech.com/show/6292/iphone-5-a6-not-a15-custom-core. 15 September 2012. live.
  83. Web site: Apple A8X's GPU - GAX6850, Even Better Than I Thought. Ryan. Smith. November 11, 2014. AnandTech. 29 November 2014. https://web.archive.org/web/20141130014356/http://www.anandtech.com/show/8716/apple-a8xs-gpu-gxa6850-even-better-than-i-thought. 30 November 2014. live.
  84. Web site: Apple Refreshes The iPod Touch With A8 SoC And New Cameras . Brandon . Chester . July 15, 2015 . . September 11, 2015 . https://web.archive.org/web/20150905232041/http://anandtech.com/show/9443/apple-refreshes-the-ipod-touch-with-a8-soc-and-new-camera . 5 September 2015 . live .
  85. Web site: iPhone 6s and iPhone 6s Plus Preliminary Results . Joshua . Ho . September 28, 2015 . . December 18, 2015 . https://web.archive.org/web/20160526001956/http://www.anandtech.com/show/9662/iphone-6s-and-iphone-6s-plus-preliminary-results . 26 May 2016 . live .
  86. Web site: The iPhone 7 and iPhone 7 Plus Review . Joshua . Ho . September 28, 2015 . . September 14, 2017 . https://web.archive.org/web/20170914220425/http://www.anandtech.com/show/10685/the-iphone-7-and-iphone-7-plus-review . 14 September 2017 . live .
  87. Web site: A11 Bionic - Apple . WikiChip . February 1, 2019.
  88. Web site: The iPhone XS & XS Max Review: Unveiling the Silicon Secrets . . February 11, 2019 . https://web.archive.org/web/20190212070449/https://www.anandtech.com/show/13392/the-iphone-xs-xs-max-review-unveiling-the-silicon-secrets/ . 12 February 2019 . live .
  89. Web site: The Apple iPhone 11, 11 Pro & 11 Pro Max Review: Performance, Battery, & Camera Elevated. Frumusanu. Andrei. AnandTech. 2019-10-20.
  90. Web site: The iPhone 12 & 12 Pro Review: New Design and Diminishing Returns . Frumusanu. Andrei. AnandTech. 2021-04-05.
  91. Web site: AppliedMicro's 64-core chip could spark off ARM core war copy . 12 August 2014 . 21 August 2014 . https://web.archive.org/web/20140821175759/http://www.pcworld.com/article/2464600/appliedmicros-64core-chip-could-spark-off-arm-core-war.html . 21 August 2014 . live .
  92. Web site: NVIDIA Denver Hot Chips Disclosure . 29 November 2014 . https://web.archive.org/web/20141205022933/http://www.anandtech.com/Gallery/Album/3847 . 5 December 2014 . live .
  93. Web site: Mile High Milestone: Tegra K1 "Denver" Will Be First 64-bit ARM Processor for Android . 29 November 2014 . https://web.archive.org/web/20140812090907/http://blogs.nvidia.com/blog/2014/08/11/tegra-k1-denver-64-bit-for-android/ . 12 August 2014 . live .
  94. Web site: Drive Xavier für autonome Autos wird ausgeliefert . de . 5 March 2018 . https://web.archive.org/web/20180305202753/https://www.golem.de/news/nvidia-drive-xavier-fuer-autonome-autos-wird-ausgeliefert-1801-132035.html . 5 March 2018 . live .
  95. Web site: NVIDIA Drive Xavier SOC Detailed – A Marvel of Engineering, Biggest and Most Complex SOC Design To Date With 9 Billion Transistors . 8 January 2018 . 5 March 2018 . https://web.archive.org/web/20180224191519/https://wccftech.com/nvidia-drive-xavier-soc-detailed/ . 24 February 2018 . live .
  96. Web site: AMD Announces K12 Core: Custom 64-bit ARM Design in 2016 . 26 June 2015 . https://web.archive.org/web/20150626102331/http://www.anandtech.com/show/7990/amd-announces-k12-core-custom-64bit-arm-design-in-2016 . 26 June 2015 . live .
  97. Web site: Samsung Announces Exynos 8890 with Cat.12/13 Modem and Custom CPU. AnandTech. 23 September 2020.
  98. Web site: Hot Chips 2018: Samsung's Exynos-M3 CPU Architecture Deep Dive. AnandTech. 20 August 2018. https://web.archive.org/web/20180820203929/https://www.anandtech.com/show/13199/hot-chips-2018-samsungs-exynosm3-cpu-architecture-deep-dive. 20 August 2018. live.
  99. Web site: ISCA 2020: Evolution of the Samsung Exynos CPU Microarchitecture. AnandTech. 3 June 2020. 27 December 2021.
  100. Web site: ARM Company Milestones. . 6 April 2014 . https://web.archive.org/web/20140328171411/http://www.arm.com/about/company-profile/milestones.php . 28 March 2014 . live .
  101. Web site: ARM Press Releases. . 6 April 2014 . https://web.archive.org/web/20140409172237/http://arm.com/about/newsroom/index.php . 9 April 2014 . live .
  102. Web site: Arm's New Cortex-A78 and Cortex-X1 Microarchitectures: An Efficiency and Performance Divergence.
  103. Web site: 2020-09-22. Arm Announces Neoverse V1 & N2 Infrastructure CPUs: +50% IPC, SVE Server Cores. 2021-04-15. Anandtech.

This article is licensed under the GNU Free Documentation License. It uses material from the Wikipedia article "List of ARM processors".

Except where otherwise indicated, Everything.Explained.Today is © Copyright 2009-2024, A B Cryer, All Rights Reserved. Cookie policy.